

General Description

The MAX9724A/MAX9724B stereo headphone amplifiers are designed for portable equipment where board space is at a premium. These devices use a unique, patented[†] DirectDrive™ architecture to produce a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors, saving cost, board space, and component height. The MAX9724 suppresses RF radiation received by input and supply traces acting as antennas and prevents the amplifer from demodulating the coupled noise. The MAX9724A offers an externally adjustable gain while the MAX9724B has an internally preset gain of -1.5V/V. The MAX9724A/MAX9724B deliver up to 60mW per channel into a 32Ω load and have low 0.02% THD+N. An 80dB at 1kHz power-supply rejection ratio (PSRR) allows these devices to operate from noisy digital supplies without an additional linear regulator. Comprehensive click-and-pop circuitry suppresses audible clicks and pops on startup and shutdown.

The MAX9724A/MAX9724B operate from a single 2.7V to 5.5V supply, consume only 3.5mA of supply current, feature short-circuit and thermal-overload protection. and are specified over the extended -40°C to +85°C temperature range. The devices are available in tiny 12bump UCSP™ (1.5mm x 2mm) and 12-pin thin QFN (3mm x 3mm x 0.8mm) packages.

Applications

Cellular Phones MP3 Players Notebook PCs Handheld Gaming Consoles **DVD Players Smart Phones PDAs**

Features

- ♦ Improved RF Noise Rejection (Up to 67dB Over Typical Amplifiers)
- ♦ No Bulky DC-Blocking Capacitors Required
- ♦ Low-Power Shutdown Mode, < 0.1µA
- ◆ Adjustable Gain (MAX9724A) or Fixed -1.5V/V Gain (MAX9724B)
- ♦ Low 0.02% THD+N
- ♦ High PSRR (80dB at 1kHz) Eliminates LDO
- **♦** Integrated Click-and-Pop Suppression
- ♦ 2.7V to 5.5V Single-Supply Operation
- ♦ Low Quiescent Current (3.5mA)
- **♦** Available in Space-Saving Packages: 12-Bump UCSP (1.5mm x 2mm) 12-Pin Thin QFN (3mm x 3mm x 0.8mm)

Ordering Information

PART	GAIN (V/V)	PIN- PACKAGE	PKG CODE	TOP MARK
MAX9724AEBC+T	Adj.	12 UCSP-12	B12-1	+ADH
MAX9724AETC+	Adj.	12 TQFN-EP*	T1233-1	+AAT
MAX9724BEBC+T	-1.5	12 UCSP-12	B12-1	+ADI
MAX9724BETC+	-1.5	12 TQFN-EP*	T1233-1	+AAU


Note: All devices specified over the -40°C to +85°C operating

Pin Configurations appear at end of data sheet.

†U.S. Patent# 7,061,327

UCSP is a trademark of Maxim Integrated Products, Inc.

Block Diagrams



MIXIM

Maxim Integrated Products 1

⁺Denotes lead-free package.

^{*}EP = Exposed paddle.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V
PVss to SVss0.3V to +0.3V
PGND to SGND0.3V to +0.3V
C1P to PGND0.3V to (V _{DD} + 0.3V)
C1N to PGND(PV _{SS} - 0.3V) to +0.3V
PVss and SVss to PGND6V to +0.3V
IN_ to SGND (MAX9724A)0.3V to (V _{DD} + 0.3V)
IN_ to SGND (MAX9724B)(SV _{SS} - 0.3V) to (V _{DD} + 0.3V)
OUT_ to SVSS (Note 1)0.3V to Min (VDD - SVSS + 0.3V, +9V)
OUT_ to V _{DD} (Note 2)+0.3V to Max (SV _{SS} - V _{DD} - 0.3V, -9V)
SHDN to _GND0.3V to +6V
OUT_ Short Circuit to GNDContinuous

Continuous Input Current into PVss
Continuous Power Dissipation ($T_A = +70$ °C)
12-Bump LISCP (derate 6.5mW/ $^{\circ}$ C above $\pm 70^{\circ}$ C) 519mW
12 Bamp Goot (acrate district) & above 170 G)
12-Pin TQFN (derate 14.7mW/°C above +70°C)1177mW
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Lead Temperature (soldering, 10s)+300°C
Bump Temperature (soldering) Reflow+235°C

Note 1: OUTR and OUTL should be limited to no more than 9V above SVSS, or above VDD + 0.3V, whichever limits first.

Note 2: OUTR and OUTL should be limited to no more than 9V below VDD, or below SVss - 0.3V, whichever limits first.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V, PGND = SGND, \overline{SHDN} = 5V, C1 = C2 = 1μF, R_L = ∞, resistive load reference to ground; for MAX9724A gain = -1.5V/V (R_{IN} = 20kΩ, R_F = 30kΩ); for MAX9724B gain = -1.5V/V (internally set), T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
GENERAL						
Supply Voltage Range	V_{DD}	Guaranteed by PSRR test	2.7		5.5	V
Quiescent Current	Icc			3.5	5.5	mA
Shutdown Current	I _{SHDN}	SHDN = SGND = PGND		0.1	1	μΑ
Shutdown to Full Operation	tson			180		μs
Input Impedance	R _{IN}	MAX9724B, measured at IN_	12	19	28	kΩ
Output Offset Voltage	Vos	(Note 4)		±1.5	±10	mV
		$V_{DD} = 2.7V \text{ to } 5.5V, T_A = +25^{\circ}C$	69	86		
Power-Supply Rejection Ratio	PSRR	$f = 1kHz$, $100mV_{P-P}$ (Note 4)		80		dB
		f = 20kHz, 100mV _{P-P} (Note 4)		65		
Outrout Bourse (TOFN)	D.	$R_L = 32\Omega$, THD+N = 1%	30	63		100101
Output Power (TQFN) Pou		$R_L = 16\Omega$, THD+N = 1%		42		mW
Output Power (LICSD)	Роит	$R_L = 32\Omega$, THD+N = 1%	25	45		mW
Output Power (UCSP)		$R_L = 16\Omega$, $THD+N = 1\%$		35		TTIVV
Voltage Gain	Ay	MAX9724B (Note 5)	-1.52	-1.5	-1.48	V/V
Channel-to-Channel Gain Tracking		MAX9724B		±0.15		%
T		$R_L = 1k\Omega$, $V_{OUT} = 2V_{RMS}$, $f_{IN} = 1kHz$		0.003		
Total Harmonic Distortion Plus Noise (Note 6)	THD+N	$R_L = 32\Omega$, $P_{OUT} = 50$ mW, $f_{IN} = 1$ kHz 0.02				%
THOISE (THOIE O)		$R_L = 16\Omega$, $P_{OUT} = 35$ mW, $f_{IN} = 1$ kHz		0.04		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5V, PGND = SGND, \overline{SHDN} = 5V, C1 = C2 = 1\mu F, R_L = \infty$, resistive load reference to ground; for MAX9724A gain = -1.5V/V (R_{IN} = 20kΩ, R_F = 30kΩ); for MAX9724B gain = -1.5V/V (internally set), T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONI	DITIONS		MIN	TYP	MAX	UNITS
		$R_L = 1k\Omega$,	BW = 22	Hz to 22kHz		102		
Signal-to-Noise Ratio	SNR	$V_{OUT} = 2V_{RMS}$	A-weighted			105		dB
Signal-to-Noise hatto	SIND	$R_L = 32\Omega$,	BW = 22	Hz to 22kHz		98		иь
		$P_{OUT} = 50 \text{mW}$	A-weighted			101		
Slew Rate	SR					0.5		V/µs
Capacitive Drive	CL	No sustained oscillat	ions			100		рF
Crosstalk		L to R, R to L, $f = 10k$ POUT = 15mW	(Hz, R _L =	= 16Ω,		-70		dB
Charge-Pump Oscillator Frequency	fosc				190	270	400	kHz
		$R_L = 32\Omega$, peak volta	ige,	Into shutdown		-67		
Click-and-Pop Level	K _{CP}	T	A-weighted, 32 samples per Out of		-64			dB
DIGITAL INPUTS (SHDN)								
Input-Voltage High	VINH	(TQFN only)			2			V
Input-Voltage Low	V _{INL}	(TQFN only)					0.8	V
Input-Voltage High	VINH	(UCSP only)			1.4	•		V
Input-Voltage Low	V _{INL}	(UCSP only)					0.9	V
Input Leakage Current						<u> </u>	±1	μΑ

ELECTRICAL CHARACTERISTICS

 $(\textbf{V_{DD}}=\textbf{3V}, \text{PGND}=\text{SGND}, \overline{\text{SHDN}}=3\text{V}, \text{C1}=\text{C2}=1\mu\text{F}, \text{R}_{\text{L}}=\infty, \text{resistive load reference to ground; for MAX9724A gain}=-1.5\text{V/V} (\text{R}_{\text{IN}}=20\text{k}\Omega, \text{R}_{\text{F}}=30\text{k}\Omega); \text{for MAX9724B gain}=-1.5\text{V/V} (\text{internally set}), \text{T}_{\text{A}}=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at TA = +25°C, unless otherwise noted.) (Note 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Current	Icc			3.0		mA
Shutdown Current	ISHDN	SHDN = SGND = PGND		0.1		μΑ
Power-Supply Rejection Ratio	PSRR	f = 1kHz, $100mVpp$		80		dB
(Note 4)	ronn	f = 20kHz, 100mV _{P-P}		65		иь
Output Dawar	Do	$R_L = 32\Omega$, THD+N = 1%		20		mW
Output Power	Роит	$R_L = 16\Omega$, THD+N = 1%		14		ITIVV
		$R_L = 1k\Omega$, $V_{OUT} = 2V_{RMS}$, $f_{IN} = 1kHz$		0.05		
Total Harmonic Distortion Plus Noise (Note 6)	THD+N	$R_L = 32\Omega$, $P_{OUT} = 15$ mW, $f_{IN} = 1$ kHz		0.03		%
140.00 (140.00 0)		$R_L = 16\Omega$, $P_{OUT} = 10$ mW, $f_{IN} = 1$ kHz		0.06		

- Note 3: All specifications are 100% tested at T_A = +25°C; temperature limits are guaranteed by design.
- Note 4: The amplifier inputs are AC-coupled to GND.
- Note 5: Gain for the MAX9724A is adjustable.
- Note 6: Measurement bandwidth is 22Hz to 22kHz.
- Note 7: Test performed with a 32Ω resistive load connected to GND. Mode transitions are controlled by SHDN. Kcp level is calculated as 20log[(peak voltage during mode transition, no input signal)/(peak voltage under normal operation at rated power level)]. Units are expressed in dB.




Typical Operating Characteristics

 $(V_{DD} = 5V, PGND = SGND = 0V, \overline{SHDN} = V_{DD}, C1 = C2 = 1\mu F, R_L = \infty, gain = -1.5V/V (R_{IN} = 20k\Omega, R_F = 30k\Omega for the MAX9724A), THD+N measurement bandwidth = 22Hz to 22kHz, both outputs driven in phase, <math>T_A = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, PGND = SGND = 0V, \overline{SHDN} = V_{DD}, C1 = C2 = 1\mu F, R_L = \infty, gain = -1.5V/V (R_{IN} = 20k\Omega, R_F = 30k\Omega for the MAX9724A), THD+N measurement bandwidth = 22Hz to 22kHz, both outputs driven in phase, <math>T_A = +25^{\circ}C$, unless otherwise noted.)



Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, PGND = SGND = 0V, \overline{SHDN} = V_{DD}, C1 = C2 = 1\mu F, R_L = \infty, gain = -1.5V/V (R_{1N} = 20k\Omega, R_F = 30k\Omega for the MAX9724A), THD+N measurement bandwidth = 22Hz to 22kHz, both outputs driven in phase, <math>T_A = +25^{\circ}C$, unless otherwise noted.)



Pin Description

F	PIN	NAME	FUNCTION
TQFN	UCSP	NAME	FUNCTION
1	A1	C1P	Flying Capacitor Positive Terminal. Connect a 1µF ceramic capacitor from C1P to C1N.
2	A2	PGND	Power Ground. Connect to SGND.
3	А3	C1N	Flying Capacitor Negative Terminal. Connect a 1µF ceramic capacitor from C1P to C1N.
4	A4	PVss	Charge-Pump Output. Connect to SVSS and bypass with a 1µF ceramic capacitor to PGND.
5	C2	SHDN	Active-Low Shutdown Input
6	В3	INL	Left-Channel Input
7	C1	SGND	Signal Ground. Connect to PGND.
8	B2	INR	Right-Channel Input
9	B4	SVSS	Amplifier Negative Supply. Connect to PVSS.
10	C3	OUTR	Right-Channel Output
11	C4	OUTL	Left-Channel Output
12	B1	V_{DD}	Positive Power-Supply Input. Bypass with a 1µF capacitor to PGND.
EP	_	EP	Exposed Paddle. Internally connected to SVss. Connect to SVss or leave unconnected.

Detailed Description

The MAX9724A/MAX9724B stereo headphone amplifiers feature Maxim's patented DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone amplifiers. The device consists of two 60mW Class AB headphone amplifiers, undervoltage lockout (UVLO)/shutdown control, charge pump, and comprehensive click-and-pop suppression circuitry (see the Functional Diagram/Typical Operating Circuits). The charge pump inverts the positive supply (VDD), creating a negative supply (PVss). The headphone amplifiers operate from these bipolar supplies with their outputs biased about PGND (Figure 1). The benefit of this PGND bias is that the amplifier outputs do not have a DC component. The large DC-blocking capacitors required with conventional headphone amplifiers are unnecessary, conserving board space, reducing system cost, and improving frequency response. The MAX9724A/MAX9724B feature an undervoltage lockout that prevents operation from an insufficient power supply and click-and-pop suppression that eliminates audible transients on startup and shutdown. The MAX9724A/MAX9724B also feature thermal-overload and short-circuit protection.

DirectDrive

Conventional single-supply headphone amplifiers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large-coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's patented DirectDrive architecture uses a charge pump to create an internal negative supply voltage, allowing the MAX9724A/MAX9724B outputs to be biased about GND. With no DC component, there is no need for the large DC-blocking capacitors. The MAX9724A/MAX9724B charge pumps require two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the Typical Operating Characteristics for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offsets of the MAX9724A/MAX9724B are typically 1.5mV, which, when combined with a 32Ω load, results in less than 47µA of DC current flow to the headphones.




Figure 1. Conventional Driver Output Waveform vs. MAX9724A/MAX9724B Output Waveform

Charge Pump

The MAX9724A/MAX9724B feature a low-noise charge pump. The 270kHz switching frequency is well beyond the audio range and does not interfere with audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond wire and trace inductance is minimized by limiting the switching speed of the charge pump. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the value of C2 (see the *Functional Diagram/Typical Operating Circuits*).

RF Susceptibility

Modern audio systems are often subject to RF radiation from sources like wireless networks and cellular phone networks. Although the RF radiation is out of the audio band, many signals, in particular GSM signals, contain bursts or modulation at audible frequencies. Most analog amplifiers demodulate the low-frequency envelope, adding noise to the audio signal. The architecture of

the MAX9724 addresses the problem of the RF susceptibility by rejecting RF noise and preventing it from coupling into the audio band.

The RF susceptibility of an amplifier can be measured by placing the amplifier in an isolated chamber and subjecting it to an electric field of known strength. If the electric field is modulated with an audio band signal, a percentage of the modulated signal will be demodulated and amplified by the device in the chamber. Figure 2 shows the signal level at the outputs of an unoptimized amplifier and the MAX9724. The test conditions are shown in Table 1.

Table 1. RF Susceptibility Test Conditions

TEST PARAMETER	SETTING
RF Field Strength	50V/m
RF Modulation Type	Sine wave
RF Modulation Index	100%
RF Modulation Frequency	1kHz

Click-and-Pop Suppression

In conventional single-supply audio amplifiers, the output-coupling capacitor contributes significantly to audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged. This results in a DC shift across the capacitor, which appears as an audible transient at the speaker. Since the MAX9724A/ MAX9724B do not require output-coupling capacitors, this problem does not arise. Additionally, the MAX9724A/MAX9724B feature extensive click-and-pop suppression that eliminates any audible transient sources internal to the device.

Typically, the output of the device driving the MAX9724A/MAX9724B has a DC bias of half the supply voltage. At startup, the input-coupling capacitor is charged to the preamplifier's DC-bias voltage through the input and feedback resistors of the MAX9724A/MAX9724B, resulting in a DC shift across the capacitor and an audible click/pop. Delay the rise of SHDN 4 to 5 time constants based on R_{IN} and C_{IN}, relative to the startup of the preamplifier, to eliminate clicks-and-pops caused by the input filter.

Shutdown

The MAX9724A/MAX9724B feature a <0.1 μ A, low-power shutdown mode that reduces quiescent current consumption and extends battery life for portable applications. Drive \overline{SHDN} low to disable the amplifiers and the charge pump. In shutdown mode, the amplifier output impedance is set to 14 μ Ak μ RF (RF is 30 μ A for the MAX9724B). The amplifiers and charge pump are enabled once \overline{SHDN} is driven high.

Applications Information

Power Dissipation

Under normal operating conditions, linear power amplifiers can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{DISSPKG(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$




Figure 2. RF Susceptibility of the MAX9724 and a Typical Headphone Amplifier

where $T_{J(MAX)}$ is +150°C, T_{A} is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} of the thin QFN package is +68°C/W, and 154.2°C/W for the UCSP package.

The MAX9724A/MAX9724B have two power dissipation sources; a charge pump and the two output amplifiers. If power dissipation for a given application exceeds the maximum allowed for a particular package, reduce VDD, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground traces decrease θ_{JA} , allowing more heat to be transferred from the package to the surrounding air.

Thermal-overload protection limits total power dissipation in the MAX9724A/MAX9724B. When the junction temperature exceeds +150°C, the thermal protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by approximately 12°C. This results in a pulsing output under continuous thermal-overload conditions.

Output Dynamic Range

Dynamic range is the difference between the noise floor of the system and the output level at 1% THD+N. Determine the system's dynamic range before setting the maximum output gain. Output clipping occurs if the output signal is greater than the dynamic range of the system. The DirectDrive architecture of the MAX9724A/MAX9724B has increased the dynamic range compared to other single-supply amplifiers.

Maximum Output Swing $V_{DD} < 4.35V$

If the output load impedance is greater than $1k\Omega$, the MAX9724A/MAX9724B can swing within a few millivolts of their supply rail. For example, with a 3.3V supply, the output swing is $2V_{RMS}$, or 2.83V peak while maintaining a low 0.003% THD+N. If the supply voltage drops to 3V, the same 2.83V peak has only 0.05% THD+N.

$V_{DD} > 4.35V$

Internal device structures limit the maximum voltage swing of the MAX9724A/MAX9724B when operated at

supply voltages greater than 4.35V. The output must not be driven such that the peak output voltage exceeds the opposite supply voltage by 9V. For example, if V_{DD} = 5V, the charge pump sets PV_{SS} = -5V. Therefore, the peak output swing must be less than $\pm 4V$ to prevent exceeding the absolute maximum ratings.

UVLO

The MAX9724A/MAX9724B feature an undervoltage lockout (UVLO) function that prevents the device from operating if the supply voltage is less than 2.7V. This feature ensures proper operation during brownout conditions and prevents deep battery discharge. Once the supply voltage exceeds the UVLO threshold, the MAX9724A/MAX9724B charge pump is turned on and the amplifiers are powered, provided that SHDN is high.

Component Selection

Input-Coupling Capacitor

The input capacitor (C_{IN}), in conjunction with the input resistor (R_{IN}), forms a highpass filter that removes the DC bias from an incoming signal (see the *Functional Diagram/Typical Operating Circuits*). The AC-coupling capacitor allows the device to bias the signal to an optimum DC level. Assuming zero-source impedance, the 3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Choose the C_{IN} such that $f_{\text{-}3dB}$ is well below the lowest frequency of interest. Setting $f_{\text{-}3dB}$ too high affects the device's low-frequency response. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use ceramic capacitors with a low ESR for optimum performance. For optimal performance over the extended temperature range, select capacitors with an X7R dielectric. Table 2 lists suggested manufacturers.

Table 2. Suggested Capacitor Manufacturers

SUPPLIER	SUPPLIER PHONE		WEBSITE	
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com	
TDK	847-803-6100	847-390-4405	www.component.tdk.com	
Murata	770-436-1300	770-436-3030	www.murata.com	

Flying Capacitor (C1)

The value of the flying capacitor (see the *Functional Diagram/Typical Operating Circuits*) affects the charge pump's load regulation and output resistance. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the *Typical Operating Characteristics*. Above 1µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

Hold Capacitor (C2)

The hold capacitor value (see the *Functional Diagram/Typical Operating Circuits*) and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance and Charge-Pump Capacitor Size graph in the *Typical Operating Characteristics*.

Power-Supply Bypass Capacitor (C3)

The power-supply bypass capacitor (see the *Functional Diagram/Typical Operating Circuits*) lowers the output impedance of the power supply, and reduces the impact of the MAX9724A/MAX9724B's charge-pump switching transients. Bypass V_{DD} with C3, the same value as C1, and place it physically close to the V_{DD} and PGND pins.

Amplifier Gain

The gain of the MAX9724B amplifier is internally set to -1.5V/V. All gain-setting resistors are integrated into the device, reducing external component count. The internally set gain, in combination with DirectDrive, results in a headphone amplifier that requires only five small capacitors to complete the amplifier circuit: two for the charge pump, two for audio input coupling, and one for power-supply bypassing (see the *Functional Diagram/Typical Operating Circuits*).

The gain of the MAX9724A amplifier is set externally as shown in Figure 3, the gain is:

$$A_V = -R_F/R_{IN}(V/V)$$

Choose feedback resistor values in the tens of $\ensuremath{k\Omega}$ range. Lower values may cause excessive power dissipation and require impractically small values of RIN for large gain settings. The high-impedance state of the outputs can also be degraded during shutdown mode if an inadequate feedback resistor is used since the equivalent output impedance during shutdown is $14k\Omega IIR_f$ (RF is equal to $30k\Omega$ for the MAX9724B). The source resistance of the input device may also need to be taken into consideration. Since the effective value of RIN is equal to the sum of the source resistance of the input device and the value of the input resistor connected to the inverting terminal of the headphone amplifier $(20k\Omega$ for the MAX9724B), the overall closed-loop gain of the headphone amplifier can be reduced if the input resistor is not significantly larger than the source resistance of the input device.




Figure 3. Gain Setting for the MAX9724A

Lineout Amplifier and Filter Block

The MAX9724A can be used as an audio line driver capable of providing $2V_{RMS}$ into $10k\Omega$ loads with a single 5V supply (see Figure 4 for the RMS Output Voltage vs. Supply Voltage plot). $2V_{RMS}$ is a popular audio line level, first used in CD players, but now common in DVD and set-top box (STB) interfacing standards. A $2V_{RMS}$




Figure 4. RMS Output Voltage vs. Supply Voltage

sinusoidal signal equates to approximately 5.7V_{P-P}, which means that the audio system designer cannot simply run the lineout stage from a (typically common) 5V supply—the resulting output swing would be inadequate. A common solution to this problem is to use op amps driven from split supplies (±5V typically), or to use a high-voltage supply rail (9V to 12V). This can mean adding extra cost and complexity to the system power supply to meet this output level requirement. Having the ability to derive 2V_{RMS} from a 5V supply, or even 3.3V supply, can often simplify power-supply design in some systems.

When the MAX9724A is used as a line driver to provide outputs that feed stereo equipment (receivers, STBs, notebooks, and desktops) with a digital-to-analog converter (DAC) used as an audio input source, it is often desirable to eliminate any high-frequency quantization noise produced by the DAC output before it reaches the load. This high-frequency noise can cause the input stages of the line-in equipment to exceed slew-rate limitations or create excessive EMI emissions on the cables between devices.




Figure 5. MAX9724A Line Out Amplifier and Filter Block Configuration

To suppress this noise, and to provide a 2V_{RMS} standard audio output level from a single 5V supply, the MAX9724A can be configured as a line driver and active lowpass filter. Figure 5 shows the MAX9724A connected as 2-pole Rauch/multiple feedback filter with a passband gain of 6dB and a -3dB (below passband) cutoff frequency of approximately 27kHz (see Figure 6 for the Gain vs. Frequency plot).

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC Board. Connect PVss to SVss and bypass with a 1µF capacitor. Place the power-supply bypass capacitor and the charge-pump hold capacitor as close to the MAX9724 as possible. Route PGND and all traces that carry switching transients away from SGND and the audio signal path. The thin QFN package features an exposed paddle that improves thermal efficiency. Ensure that the exposed paddle is electrically isolated from PGND, SGND, and VDD. Connect the exposed paddle to SVss only when the board layout dictates that the exposed paddle cannot be left floating.

_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note *UCSP—A Wafer-Level Chip-Scale Package* available on Maxim's website at www.maximic.com/ucsp.






Figure 6. Frequency Response of Active Filter of Figure 4


System Diagram




Functional Diagram/Typical Operating Circuits



Functional Diagram/Typical Operating Circuits (continued)



Pin Configurations




_Chip Information

TRANSISTOR COUNT: 993
PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG	8L 3x3			12L 3x3			1			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
е	0	0.65 BSC.			0.50 BSC.			0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50	
N		8		12				16		
ND		2		3				4		
NE		2			3		4			
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	0.20 REF			0.20 REF			0.20 REF			
k	0.25	-	-	0.25	-	-	0.25	-	-	

	EXPOSED PAD VARIATIONS									
PKG.		D2			E2		DIN ID	IEDEC		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC		
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC		
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1		
T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2		
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2		

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO

 JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED

 WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR

 MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- **8** COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

DALLAS / VI / JX I / VI


PACKAGE OUTLINE 8, 12, 16L THIN QFN, 3x3x0.8mm

PROVAL DOCUMENT CONTROL NO. REV. 2/2

-DRAWING NOT TO SCALE-

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Revision History

Pages changed at Rev 2: 1, 2, 3, 6, 9, 12, 14-19

Pages changed at Rev 3: 1-6, 19

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.